From
Evgeny Muchkin
→
To
All
19 February 2007
Hello Vitron
Vit> Connection to Pentagon 1024 100% compatible?
You need to ask the author of Pentagon 1024, I can’t say for sure. But I think
whatever is compatible.
By the way, the main advantage of this device is not so much the number of slots, but the
availability of full bus buffering.
From
Victor Chuprov
→
To
All
19 February 2007
Hello, Evgeny Muchkin
This is what you need, although not for everyone, but for those who don’t have enough slots...
All three slots will be occupied, if I need to insert anything else, I will
assemble this expander.
Does he have any conflicts?
Is the connection to Pentagon 1024 100% compatible?
From
Evgeny Muchkin
→
To
All
19 February 2007
Hello, All
ZXRiser-pcb.zip - routed board file in P-CAD 2001 format
ZXRiser-manual.zip - description file, assembly instructions.
File: ZXRiser-pcb.zip http://zx.pk.ru/attachment.php?attachmentid=4635
File: ZXRiser-manual.zip http://zx.pk.ru/attachment.php?attachmentid=4636
From
Valery Tkachuck
→
To
All
21 February 2007
Hello KingOfEvil
Kin> I didn’t find information about kr1533ll4 in my reference book.
I probably meant vsezh ll1, it’s the one in KAY.
From
Alexey Zhabin
→
To
All
21 February 2007
Hello, Evgeny Muchkin
Evg> By the way, the main advantage of this device is not so much the number of slots
Evg> how much full bus buffering is available.
The problem is that the buffering is not complete. The address bus should actually
also have a 3rd state, into which it should transition upon activation
bus capture signal BUSRQ. This is not provided here. Also I didn't understand how
the IORQCE chain has been implemented. Are the DD5 inputs hanging in the air or am I missing something?
Must be pulled to GND. Regarding kr1533ll4 I don’t have any information in my reference book
found it.
On the Texas Instruments website the 74ALS1032 is listed as a 4-bit synchronous
counter, and in the diagram something like 2OR. What does the triangle inside mean?
The designation of the element is also unclear to me.
From
Alexey Zhabin
→
To
All
21 February 2007
Hello KingOfEvil
Kin> What the triangle inside the element designation means is also unclear to me.
Advice to anyone trying to make iron. If you live in Russia and do
something for residents of Russia, then draw diagrams according to domestic standards. Not
it is necessary to invent new designations, there is an ESKD, where everything is clearly described. Otherwise
I have to rack my brains when deciphering every squiggle in the diagram.
From
Alexander Yudin
→
To
All
21 February 2007
Hello KingOfEvil
Kin> The address bus should actually also have a 3rd state, into which
Kin> it must transition when the BUSRQ bus capture signal is activated.
Kin> This is not provided here.
Hmm, I think there are no problems with this since the BUSAK signal is used
transferring buffers to the buses of the ztnik, which by that time is in
third state.
From
Alexey Zhabin
→
To
All
21 February 2007
Hello Costa
Cos> Hmm, I guess there are no problems with this since a signal is used
Cos> BUSAK
Cos> transferring buffers to the ztnik buses which are located by that time
Cos> in
Cos> third state.
Then you also need to analyze BUSRQ in case it is formed on the main
board Let's assume that the bus capture is done on the main board, then the capture
generates a bus capture confirmation signal, which is captured by the expansion card
and sends it to the address bus xs what. In Pentagon-1024SL 2.x BUSRQ is used for
advanced graphics mode. In principle, there will be no conflict, because in moments
no one cares about capturing buses into the address bus on the main board, but still
it doesn't work out well.
From
Alexey Zhabin
→
To
All
21 February 2007
Hello Costa
Cos> Just a typo and meant 74ALS32 = K1533LL1
Then inputs 2,5,10,13 must be connected to ground through resistors 470
Ohm.
From
Alexander Yudin
→
To
All
21 February 2007
Hello KingOfEvil
Kin> 74ALS1032
Just a typo and meant 74ALS32 = K1533LL1
From
Alexander Yudin
→
To
All
21 February 2007
Hello, Evgeny Muchkin
Evg> ZXRiser-pcb.zip - routed board file in P-CAD 2001 format
Evg> ZXRiser-manual.zip - description file, assembly instructions.
Is there anyone who can’t see the copyrights and posters of this implementation of the construct?
:v2_conf3:
From
Alexander Yudin
→
To
All
21 February 2007
Hello Costa
Cos> Just a typo and meant 74ALS32 = K1533LL1
Although no, I googled it and it turned out that everything in the diagram is correct.
There is 74ALS1032 and its analogue is KR1533LL4.
This is a buffered version of K1533LL1.
From
Evgeny Muchkin
→
To
All
21 February 2007
Hello KingOfEvil
In KAY1024, at least in the diagram, it is KR1533LL4. Again - watch
carefully. Element LL4 is essentially the same LL1, only with a powerful output, what about
and the triangle testifies - the UGO is the most standard, domestic, and precisely
ESKDshnoe.
Costa said it right - the address and control bus buffers are reversed
direction, and not in the Z-state, as expected by the BUSAK signal (confirmation
bus capture) rather than BUSRQ (bus capture request). Data bus buffer, again like
as expected, does not “lock”, but switches to the desired direction in
compliance with the operating logic of the circuit, and this logic itself is processed
multiplexer DD7. Learn the materiel of the Torari people!
There really seems to be a problem with pull-down resistors. Thanks for the note!
From
Mikhail Andreev
→
To
All
21 February 2007
Hello Costa
Cos> Although no, I googled it and it turned out that everything in the diagram is correct.
Cos> There is 74ALS1032 and its analogue is KR1533LL4.
Cos> This is a buffered version of K1533LL1.
Smart guys.... :v2_finge; :v2_tong:; :v2_tong; tell; to the common man -
will it work or not, what problems may I, as a user, have?
problems? :v2_wink2:
From
Alexey Zhabin
→
To
All
21 February 2007
Hello, Evgeny Muchkin
Evg> In KAY1024, at least in the diagram, it is KR1533LL4. Again
Evg> - look carefully. Элемент ЛЛ4, это по сути та же ЛЛ1, только с
Evg> with a powerful output, as evidenced by the triangle - UGO is the most
Evg> стандартное, отечественное, и именно ЕСКДшное.
Evg>
Yes, indeed. The triangle indicates an output with increased load
ability. Прошу прощения, если ввел кого-то в замешательство.
Evg> Costa said it correctly - the buffers of the address and control buses are transferred to
Evg> the opposite direction, and not in the Z-state, as expected by the signal
Evg> BUSAK (подтверждение захвата шин), а не BUSRQ (запрос захвата).
Evg>
Дубль 2. В КАЙ такое прокатит. А если я делаю захват шин на основной плате, то
I'll get a big bummer. Я, конечно, понимаю, что в существующем железе этого пока
нигде не делается, но в том-то и дело, что пока. In the new version of P-1024sl (if
таковая будет), захват шин на основной плате будет использоваться.
From
Alexey Zhabin
→
To
All
21 February 2007
Hello, Evgeny Muchkin
Evg> Learn the materiel of the torari!
Evg>
:v2_devil:
From
Evgeny Muchkin
→
To
All
22 February 2007
Hello KingOfEvil
Kin> Take 2. This will work in KAI. And if I grab the tires on the main
Kin> board, then I'll get a big bummer.
Don't understand? You either make a circuit with normal buffering on the board, or just
output system signals to the bus. In the first case, you need a passive riser
(just a card with several slots, without any active components). In
In the second case, an active riser is used, like this subject. But since
even the “standard” ZXBUS does not have a document describing this standard,
The developer's imagination can vary widely.