%
ZXNet echo conference «hardware.zx»
From TYAX → To All 14 June 2006
Hello new art
new> Why so much writing, I would say that ONLY the breadboard is ready.
But most of the circuit is ready, and I covered the rest.
From TYAX → To All 14 June 2006
Hello new art
new> Please list point by point what is ready and what is not ready, please
new> indicating the percentage of readiness.
A breadboard for planar microcircuits is ready (there are simply no others, although it is possible to
classics to start), there is a choice in memory chips. An opportunity has arisen
gets rid of the decoder on the microcontroller, but there is no information on
ports and ultimately their quantity, and most importantly there is no way to collect
statistics on access to ports in a particular operating mode. From quantity
It depends on how many ports there will be real (including external) and virtual. If
laying down a reserve of 128+128, this will increase the number of hulls by three, however
It is doubtful that 16+16 or 32+8 will be enough. For complete decryption a0-a15, 9 remains
conclusions, from which, for ease of manipulation, leave 8 conclusions and 1 on the topic
reading and writing to the port. Naturally, this is still a problem. :v2_conf2; Difficult;
embrace the immensity. Because of “their own bicycles”, it is doubtful to use PZU with
pure hard drive support. There are still problems with the screens.
Being tied to a specific pliska means that in the event of a lack of supplies
microcircuits By the way, a problem is brewing with the supply of Zilog chips.. to the company
outbid..